Amendments to the Claims:

- (currently amended) A delay lock loop circuit for delaying a reference clock to lock a delayed clock, the delay lock loop circuit comprising:
- a clock divider for dividing a frequency of the reference clock by N to generate a frequency-divided clock;
 - a programmable delay circuit electrically coupled to the clock divider, the programmable delay circuit for delaying the frequency-divided clock to generate the delayed clock;
 - a 180° phase detector electrically coupled to the programmable delay circuit, the 180° phase detector for detecting a phase change of the delayed clock; and
- a multiplexer electrically coupled to the clock divider and the reference clock for sending either the reference clock or the frequency-divided clock as the driving clock to the 180° phase detector; and
- a delay lock loop controller electrically coupled to the programmable delay circuit
 and the 180° phase detector, the delay lock loop controller for programming the
 programmable delay circuit to lock the delayed clock according to the phase change.
 - 2. (canceled)

25

10

- 3. (currently amended) The delay lock loop circuit of claim 21 wherein if the driving clock is the reference clock, the 180° phase detector is triggered once every N cycles of the reference clock, and if the driving clock is the frequency-divided clock, the 180° phase detector is triggered once each cycle of the frequency-divided clock.
- (original) The delay lock loop circuit of claim 1 wherein a driving clock of the 180° phase detector is the frequency-divided clock.
- 10 5. (original) The delay lock loop circuit of claim 4 wherein the 180° phase detector is triggered once each cycle of the frequency-divided clock.
 - 6. (original) The delay lock loop circuit of claim 1 wherein a driving clock of the 180° phase detector is the reference clock.

15

5

- (original) The delay lock loop circuit of claim 6 wherein the 180° phase detector is triggered once every N cycles of the reference clock.
- 8. (withdrawn) A delay lock loop circuit for delaying a reference clock to lock a frequency-divided clock, the delay lock loop circuit comprising:
 - a programmable delay circuit for delaying the reference clock to generate a delayed clock;
- a clock divider electrically coupled to the programmable delay circuit, the clock divider for dividing a frequency of the delayed clock by N to generate a frequency-divided clock;

and the state of t

15

Appl. No. 10/711,313

Amdt. dated May 8, 2006

Reply to Office action of February 21, 2006

a 180° phase detector electrically coupled to the clock divider, the 180° phase detector for detecting a phase change of the frequency-divided clock; and

- a delay lock loop controller electrically coupled to the programmable delay circuit and the 180° phase detector, the delay lock loop controller for programming the programmable delay circuit to lock the frequency-divided clock according to the phase change.
- 10 9. (withdrawn) The delay lock loop circuit of claim 8 wherein a driving clock of the 180° phase detector is the reference clock.
 - (withdrawn) The delay lock loop circuit of claim 9 wherein the 180° phase detector is triggered once every N cycles of the reference clock.
 - 11. (currently amended) A method for delaying a reference clock to lock a delayed clock, the method comprising:
- dividing a frequency of a reference clock by N to generate a frequency-divided clock;
 - delaying the frequency-divided clock by an amount of delay to generate the delayed clock;
- providing a 180° phase detector, and utilizing the 180° phase detector for detecting a phase change of the delayed clock; and

25

Appl. No. 10/711,313
Amdt. dated May 8, 2006
Reply to Office action of February 21, 2006

selecting the reference clock or the frequency-divided clock to be a driving clock of the 180° phase detector.

programming the amount of delay for locking the delayed clock according to the phase change.

- 12. (canceled)
- 13. (currently amended) The method of claim 4211 wherein if the driving clock is the reference clock, the 180° phase detector is triggered once every N cycles of the reference clock, and if the driving clock is the frequency-divided clock, the 180° phase detector is triggered once each cycle of the frequency-divided clock.
- 14. (original) The method of claim 11 wherein a driving clock of the 180° phase
 15 detector is the frequency-divided clock.
 - 15. (original) The method of claim 14 wherein the 180° phase detector is triggered once each cycle of the frequency-divided clock.
- 20 16. (original) The method of claim 11 wherein a driving clock of the 180° phase detector is the reference clock.
 - 17. (original) The method of claim 16 wherein the 180° phase detector is triggered once every N cycles of the reference clock.
 - 18. (withdrawn) A method for delaying a reference clock to lock a frequency-divided clock, the method comprising:

a engaga pagantan ng pagan an ang pagangan an ang pagangan pagangan

5

15

20

Appl. No. 10/711,313
Amdt. dated May 8, 2006
Reply to Office action of February 21, 2006

delaying a reference clock by an amount of delay to generate a delayed clock;

dividing a frequency of the delayed clock by N to generate the frequency-divided clock;

providing a 180' phase detector, and utilizing the 180° phase detector for detecting a phase change of the frequency-divided clock; and

- programming the amount of delay for locking the frequency-divided clock according to the phase change.
 - (withdrawn) The method of claim 18 wherein a driving clock of the 180° phase detector is the reference clock.
 - 20. (withdrawn) The method claim 19 wherein the 180° phase detector is triggered once every N cycles of the reference clock.
 - 21. (previously presented) A delay lock loop circuit comprising:
 - a clock divider and programmable delay circuit for dividing a frequency of a reference clock by N and delaying the frequency to thereby generate a delayed and frequency-divided clock;
- a 180' phase detector electrically coupled to the clock divider and programmable delay circuit, the 180' phase detector for detecting a phase change of the delayed and frequency-divided clock; and

5

15

a delay lock loop controller electrically coupled to the clock divider and programmable delay circuit, and the 180° phase detector; the delay lock loop controller for programming the clock divider and programmable delay circuit to lock the delayed and frequency-divided clock according to the phase change.

22. (currently amended) A method for delaying a reference clock, the method comprising:

dividing a frequency of a reference clock by N and delaying the <u>frequency reference</u>

10 elock by an amount of delay to thereby generate a delayed and frequency-divided clock;

providing a 180° phase detector, and utilizing the 180° phase detector for detecting a phase change of the delayed and frequency-divided clock; and

programming <u>division of</u> the <u>reference clock and</u> amount of delay for locking the delayed and frequency-divided clock according to the phase change.

23. (new) A delay lock loop circuit for delaying a reference clock to lock a delayed
 clock, the delay lock loop circuit comprising:

a clock divider for dividing a frequency of the reference clock by N to generate a frequency-divided clock;

a programmable delay circuit electrically coupled to the clock divider, the programmable delay circuit for delaying the frequency-divided clock to generate the delayed clock;

Appl. No. 10/711,313 Amdt. dated May 8, 2006 Reply to Office action of February 21, 2006

a 180° phase detector electrically coupled to the programmable delay circuit, the 180° phase detector for detecting a phase change of the delayed clock using the reference clock as a driving clock; and

5

a delay lock loop controller electrically coupled to the programmable delay circuit and the 180° phase detector, the delay lock loop controller for programming the programmable delay circuit to lock the delayed clock according to the phase change.

10 24. (new) A method for delaying a reference clock to lock a delayed clock, the method comprising:

dividing a frequency of a reference clock by N to generate a frequency-divided clock;

15

20

25

delaying the frequency-divided clock by an amount of delay to generate the delayed clock;

providing a 180° phase detector, and utilizing the 180° phase detector for detecting a phase change of the delayed clock;

utilizing the reference clock as a driving clock of the 180° phase detector; and

programming the amount of delay for locking the delayed clock according to the phase change.